The advantage of defect analysis on Quantum dot Cellular Automata(QCA) is that defects can be predict (which are probable to arise during fabrication phase) at analytical phase of QCA design. Since QCA is probabilistic in nature, the probability theory is introduced here to analyze the defect/fault tolerance at gate level of QCA design. We proposed a Bayesian network based Probabilistic Defect Analysis Model (PDAM) to analyze the defect at analytical phase of QCA design. Proposed model is applied over QCA wire, three input Majority voter, Five Input Majority voter and the result is compared with QCADesigner to justify the importance of PDAM approach over exhaustive simulation process with QCADesigner.
Introduction
Quantum dot Cellular Automata (QCA) is becoming emerging technology in the field of nano scale computing. In 1993, C. S. Lent et al proposed the QCA as an alternative nano computing paradigm [1] [2] [3] . An exhaustive research is conceived during a decade and becomes research interest. Several proposals have been reported to design the QCA Device fabrication [4] [5] , Logic implementation [6] [7] [8] [9] [10] [11] [12] [13] , and testing [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] etc. the fundamental theory of computation for QCA is a cell, consisting of two extra electrons confined within square shape four quantum dot systems. The device cell design is such that (figure 1.a) the electrons (4M + 2) are confined within cell and can't able to tunnel outside cell unlike with CMOS technology, where 'M' is number of electrons in each QD and '2' is extra electrons injected (extra number). Due to the position of QD in a square shape cell (four corner of square) the two extra electrons have only two choices as shown in figure 1 .b, these two state are denoted '+1.00' polarization and '-1.00' polarization and corresponding Logic state are defined as State 1 and 0. Logic gate design involved affect of neighboring cells coulumbic interaction (for example Majority Voter 'MV' shown in figure 1.c). The ground state configuration can be described by Knik energy. The Knik energy is inversely proportional to distance between two charge qi, qj defined as (1) Where ε0, εr are permittivity of free space and relative permittivity respectively. For QCA Logic gate design need four adiabatic clocking namely Relax, Switch, Hold and Release phase. This clock conflict can be the cause of error at gate level as well as circuit level.
The 3 X 3 tile nano structure in QCA is found to be most promising design approach [16] [17] [18] . In early there are several proposal have reported. 3 X 3 tile structure is becoming empirical due to its robustness and versatile logic implacability. 3 X 3 tile structure can be classified in terms of active and passive categories. Active type 3 X 3 tile are those the computational part took place, namely orthogonal tile [17] , triple input majority voter [17] , five input majority voter [16, 18] , and coupled majority-minority voter [16] . On the other hand passive type are those no computation is took place rather processed by wire, passive type tile are namely double fan out tile [17] , triple fan out tile [17] , baseline tile [17] , fan in tile [17] , symmetrical-asymmetrical tile [17] .
Defects are basically uncertainty, which is probable to occur in any VLSI design. QCA design is not also out of this list. The different issues in QCA defects are considers on chemical synthesis phase and deposition phase. The gate level and logic level, the defect test with exhaustive simulation is reported in early reports [16] . In this paper our attempt is to introduce probabilistic approach for defect analysis at analytical phase in QCA with an Artificial Intelligence tool Bayesian Network that permits probability and statistical method to deal with defects in QCA circuits. S. Bhanja et al. represents QCA circuit at layout level of Bayesian Network model [27] [28] [29] [30] [31] [32] [33] [34] .In this paper, the different probability of defect like extra cell deposition, Missing cell deposition, Misplacement of cell deposition at gate level has been studied. The Probabilistic Defect Analysis Model with Bayesian Network is reported. The comparison is made between exhaustive simulation result (with simulator QCA Designer [35] ) and proposed Probabilistic Defect Analysis Model (PDAM). 
Probabilistic Defect Analysis Model at Analytical Phase
QCA design methodology is considered to have following steps in 'Analytical phase' as shown in figure 2 . [28] [29] [30] [31] [32] [33] [34] . In our work we introduce a Probabilistic defect analysis model (PDAM) into the analytical phase since the basic operation of QCA is probabilistic in nature.
Figure 2 Different steps at Analytical phase of QCA design methodology
Let us assume that 'N' be the number QCA cells {X1,X 2, …, XN} arrange in definite structure such that it produce a certain logic operation like wire, Majority Voter etc. in QCA (shown in figure 1 ). Now we can represent the QCA layout in terms of Direct Acyclic Graph (DAG It reflect that if node XN-1 (cell in case of QCA layout) is Low = 1.0 and High = 0.0 then conditional probability XN to be Low = 1.0 and High = 0.0, and if XN-1 is High = 1.0 and Low = 0.0, the conditional probability is high = 1.0, low =.0. The joint state probability function can be decomposed into product of conditional probability function represented by
As a result if we consider a wire with 'N' number of nodes there might possible corresponding Bayesian Network model with (N-1) cell radius of influence. If we consider one cell radius of influence, then a conditional probability
In our work, we consider one cell radius of influence due to Knik energy and Radius of effect. The Fault/ Defect model is establish as following way. Let us consider the Bayesian Network with one cell radius of influence for a simple wire as shown in figure 3 , X1, X2, X3 are three nodes known as intermediate node. We assume for full polarization value is ±0.9 to ±1.00, partial polarized value ±0.8 to ±0.5 and no polarization -0.5 to +0.5. We include Decision (1) and Utility (U) nodes for evaluating Logic 1/0 probability at output. The 'Probabilistic Defect Analysis Model' is setup with injecting extra faulty node known as 'Mutant' into the intermediate nodes. Consider the defect that might influence the other node to generate probability of defects at output. Let us consider the conditional probability table (CPT) for INJ as follows: Table 2 implies that when X1 is Low (Logic 0) the conditional probability of INJ is 0.9 to hold Low (Logic 0) and it have the probability 0.1 to hold High (Logic 1) and similarly for rest of the cases. As a result the Decision and Utility nodes for evaluating Logic 1 & Logic 0, probability decreases at the output node with Mutant node.
If we change the entries in table 2 0.9 to 0.7 and 0.1 to 0.3 the corresponding result for Logic 0 and Logic 1 probability at output with that Mutant node/ Fault Injected node is 0.66/0.34 value. Hence we can conclude that the probability of defect injected (may occur in chemical synthesis phase or deposition phase) into the DAG base Bayesian Network up to certain percentage of defect the o/p probability for evaluating Logic 1 and Logic 0 is adequate. This is known as upper bound of probability that the network can persist and output probability for evaluating Logic 1 or Logic 0.
Study on Defect Analysis of QCA Logic Gate at Analytical Phase
In this section, we study on defects at gate level in analytical phase of QCA design with the proposed model as well as a traditional QCADesigner base QCA simulation. The Analytical Phase may consider before fabrication of device or gate, a prediction of defects/ fault tolerance can be measured with mathematical model. The probabilistic model based on Bayesian Network for wire with one cell influence have been discussed in last section, here we analyze defects on the three input Majority Voter [17] and Five Input Majority voter [16] . The possible defect that are probable to occur during deposition phase like (a) Extra cell deposition, (b) Missing cell deposition, (c) Misplacement of cell deposition are discussed with probabilistic model.
Three Input Majority voter or Traditional MV
The Bayesian Network for probabilistic analysis is shown in figure 4 .a, the network or DAG consists of input XA, XB, XC and output node for MV is Xout , the intermediate node/ cell is Xint. The conditional probability considering one cell influence is defined as 
Extra cell deposition for Three Input Majority voter
Extra cell deposition is fault that an extra cell that probable to deposited, Let Xext1, Xext2, Xext3, Xext4 be the four extra maximum to occur (shown in figure 7) . The result is shown in 
Misplacement cell deposition
Misplacement cell deposition is defect that probable to occur during deposition phase of fabrication process. Let Xint1, Xint2 be two intermediate cell, XA ,XB ,XC are three input of three input MV and Xout is output cell. Misplacement of 10% cell to 100% cell is considered in our study. We also consider that the displacement are <5nm and >5nm & <7nm. The conditional probability table for displaced/misplaced cell is considered as discussed in last section. The result is shown in table 5. The simulation result with QCADesigner is also compared with the decision of Probabilistic Defect Analysis Model (PDAM) for misplacement is shown in figure 9 . The result suggest that Probabilistic Defect Analysis Model with Bayesian Network produce correct decision for defect analysis at Analytical phase of QCA design and 10% cell misplacement with <5nm displacement are allowable defect tolerance. 
Five Input Majority Voter
In this subsection we discuss with fault/ defect probability that are probable to occur during fabrication. Let us consider the Bayesian Network for probabilistic analysis is shown in figure 10 . We analyze these with QCADesigner and this proposed model.
Misplacement cell deposition defect
Misplacement of 10% cell to 100% cell is considered in our study as with three input majority voter. We also consider that the displacement are <5nm and >5nm & <7nm. The result is shown in table 6. The simulation result with QCADesigner is also compared with the decision of Probabilistic Defect Analysis Model (PDAM) for misplacement shown in figure 11 . The result suggest that Probabilistic Defect Analysis Model with Bayesian Network produce correct decision for defect analysis at Analytical phase of QCA design and 75% cell misplacement with <5nm displacement are allowable defect tolerance. 
Missing cell deposition defects
The Bayesian Network model is shown in figure 12 . 
Extra cell deposition defect on Five Input majority Voter
Extra cell deposition is fault that an extra cell that probable to deposited, Let Xext1, Xext2, Xext3,… XextN be the N extra cell may arise. The setup is same as with three input majority voter. The result is shown in table 8. The simulation result with QCADesigner is compared with the decision of Probabilistic Defect Analysis Model (PDAM).The result shows in figure 13 that Probabilistic Defect Model with Bayesian Network produce correct decision for defect analysis at Analytical phase of QCA design. 
RESULT AND DISCUSSION
In this section, we describe our results that are obtained in our work. The Probabilistic Defect Analysis Model based on Bayesian Network considered for defect analysis at analytical phase. In case of QCA wire, we have shown that extra faulty node/cell known as 'Mutant' is inserted into the intermediate node. 'Mutant' is a fault injected into the QCA wire. Defect or faulty node will influence the other node to drive defects at output. Here we introduce defect in terms of reduction of probability to produce logic '0' or logic '1' at the output into the CPT. In case of three input Majority voter for example, the different defects that are considered are (i) Missing cell Deposition: the figure 6 implies that the missing cell deposition with different '%' of missing cell deposition has no such effect unless the 100% missing cell deposition, it produce the no polarization. Comparison is made with QCADesigner result at layout level and with PDAM result. It implies that our proposed model provide the correct decision.
(ii) Extra cell deposition: The decision made with PDAM is shown in the figure 8 , it implies that same as missing cell deposition defect stated early. (iii) Misplacement cell deposition: The figure 9 shows that the '%' of cell misplacement deposition with displacement <5nm up to 10% -15%. The result provides the defect tolerance limit to QCA fabricator. On the other hand, five input Majority voter provide much more fault tolerance.
The figure 11 (a) suggest that the PDAM result as well as QCADesigner result provide around 75% misplacement defect tolerance with displacement <5nm, missing cell deposition for the same have defect tolerance around '50% cell missing deposition' and for extra cell deposition, there is no such effect is noticed. It implies that five input Majority voter design is provide much more reliable.
CONCLUSION
Probabilistic Defect Analysis model at analytical phase provides knowledge about the defect tolerance. If the decision of PDAM about defect/ fault tolerance at Create & Verify PDA Model phase of conceptual QCA design does not provide the certain level of tolerance (adequate to fabricate the device or logic gate) shown in figure 2 , the design phase may shift to previous phase with the feedback path within the analytical phase. The proposed model is tested here over QCA wire, three 
